

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,933	08/13/2004	Jui-Hsiang Pan	11537-US-PA	4932
31561 7:	590 06/07/2006		EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE			MANDALA, VICTOR A	
7 FLOOR-1, N ROOSEVELT	IO. 100 ROAD, SECTION 2		ART UNIT	PAPER NUMBER
TAIPEI, 100		2826		
TAIWAN		DATE MAILED: 06/07/20		5

Please find below and/or attached an Office communication concerning this application or proceeding.

	•	Application No.	Applicant(s)	
Office Action Summary		10/710,933	PAN ET AL.	
		Examiner	Art Unit	
		Victor A. Mandala Jr.	2826	
Th	e MAILING DATE of this communication app	pears on the cover sheet with the	orrespondence address	
	ENED STATUTORY PERIOD FOR REPLY	VIQ QET TO EYDIDE 2 MONT	H(S) OD THIDTY (30) DA	.ve
WHICHE\ - Extensions after StX (6) - If NO period - Failure to re Any reply re	VER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 (i) MONTHS from the mailing date of this communication. It does not	ATE OF THIS COMMUNICATION  36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the come ABANDO	ON.  timely filed  om the mailing date of this communic  NED (35 U.S.C. § 133).	·
Status				
1)⊠ Res	ponsive to communication(s) filed on <u>15 M</u>	arch 2006.	ı	
2a) This	s action is <b>FINAL</b> . 2b) This	action is non-final.	•	
3)☐ Sind	ce this application is in condition for allowar	nce except for formal matters, p	prosecution as to the meri-	ts is
clos	sed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.	
Disposition o	of Claims			
4)⊠ Clai	m(s) <u>1-3,5-7 and 16-18</u> is/are pending in th	ne application.		
4a) (	Of the above claim(s) is/are withdraw	wn from consideration.		
5) <mark>□ Cla</mark> i	m(s) is/are allowed.			
.6)⊠ Clai	m(s) <u>1-3,5-7 and 16-18</u> is/are rejected.			
7) Clai	m(s) is/are objected to.			
8)∐ Clai	m(s) are subject to restriction and/o	r election requirement.		
Application F	Papers			
9) The	specification is objected to by the Examine	r.		
10)⊠ The	drawing(s) filed on 13 August 2004 is/are:	a) ☐ accepted or b) ☒ objecte	d to by the Examiner.	
App	licant may not request that any objection to the	drawing(s) be held in abeyance. S	See 37 CFR 1.85(a).	
	lacement drawing sheet(s) including the correct		•	•
11)∐ The	oath or declaration is objected to by the Ex	aminer. Note the attached Office	ce Action or form PTO-15	2.
Priority unde	r 35 U.S.C. § 119	•		
12)□ Ackr . a)□ Al	nowledgment is made of a claim for foreign l b) Some * c) None of:	priority under 35 U.S.C. § 119	(a)-(d) or (f).	
. 1.	Certified copies of the priority documents	s have been received.		
2.	Certified copies of the priority documents	s have been received in Applica	ation No	
3.	Copies of the certified copies of the prior	rity documents have been recei	ived in this National Stage	3
	application from the International Bureau		•	-
* See t	he attached detailed Office action for a list	of the certified copies not recei	ved.	
Attachment(s)		<b></b>		
·	References Cited (PTO-892) Praftsperson's Patent Drawing Review (PTO-948)	4) Interview Summa Paper No(s)/Mail	, · · · · · · · · · · · · · · · · · · ·	
3) 🔲 Information	Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  s)/Mail Date		Patent Application (PTO-152)	

#### **DETAILED ACTION**

### Response to Arguments

- 1. The Applicant argues that the U.S. Patent No. 6,534,879 Terui and U.S. Patent No. 6,261,467 Giri et al. do not teach of a quad flat no-lead package. The examiner has considered the arguments, but finds them to be non-persuasive. The preamble does not provide significant patentable weight to the claims. See MPEP 2111.02.
- 2. The Applicant also argues that the U.S. Patent No. 6,261,467 Giri et al. does not teach a wafer but teaches of a ceramic substrate. The examiner has considered the Applicant's arguments, but finds them to be non-persuasive. U.S. Patent No. 5,959,846 Noguchi et al. Col. 2 Lines 14-15 teaches a wafer to be made out of ceramic, hence it is well known in the art at the time the invention was made that a wafer can be made out of ceramic.
- 3. The Applicant also argues that the U.S. Patent No. 6,261,467 Giri et al. does not teach conductive blocks. The examiner has considered the Applicant's arguments but finds them to be non-persuasive because the structure of Figure 1 #121 or 122 is clearly in the shape of a block by simple geometry. The examiner is taking the broadest reasonable interpretation of the term block and where the claims and disclosure do not provide a scale where to base a narrower definition of a block.
- 4. The Applicant also has amended claim 1 to recite the chip covers at least a portion of the pads on the top surface of the chip carrier. The specification does not teach this limitation. The disclosure does recite the chip completely covering the pads on the top surface of the chip carrier, but is silent on anything less then completely covering. This limitation adds no further weight to claim 1. See 35 U.S.C. 112 rejection below.

## **Drawings**

5. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the chip covers at least a portion of the pads on the top surface of the chip carrier must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Art Unit: 2826

### Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. Claims 1-3 and 5-7 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The Applicant also has amended claim 1 to recite the chip covers at least a portion of the pads on the top surface of the chip carrier. The specification does not teach this limitation. The disclosure does recite the chip completely covering the pads on the top surface of the chip carrier, but is silent on anything less then completely covering.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-3, 6, & 7 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent No. 6,534,879 Terui.

Referring to claim 1, a quad flat no-lead package structure, comprising: a chip carrier, (Figure 3B #10), having a top surface and a bottom surface, wherein a plurality of conductive

Art Unit: 2826

leads, (Figure 3B #30 & 40), is disposed on the bottom surface of the chip carrier, (Figure 3B #10), while a plurality of pads, (Figure 3B #81, 83, 85, & 87), is disposed on the top surface of the chip carrier, (Figure 3B #10), the conductive leads, (Figure 3B #30 & 40), being electrically connected to the pads, (Figure 3B #81, 83, 85, & 87); and at least a chip, (Figure 3B #60), disposed on the top surface of the chip carrier, (Figure 3B #10), and electrically connected, (Figure 3B #90), to the chip carrier, (Figure 3B #10), wherein the chip covers at least a portion of the pads on the top surface of the chip carrier, (See 112 rejection above).

- Referring to claim 2, a package structure as claimed in claim 1, further comprising a passivation layer, (Col. 5 Lines 20-22), to cover the chip, (Figure 3B #60).
- 9. Referring to claim 3, a package structure as claimed in claim 1, wherein the chip carrier, (Figure 3B #10), includes an interconnect layer, (Figure 3B #95), between the pads, (Figure 3B #81, 83, 85, & 87), and the conductive leads, (Figure 3B #30 & 40), and wherein the interconnect layer, (Figure 3B #95), includes at least a via, (Figure 3B #95), for connecting one of the pads, (Figure 3B #81, 83, 85, & 87), and one of the conductive leads, (Figure 3B #30 & 40).
- 10. Referring to claim 6, a package structure as claimed in claim 1, wherein the chip, (Figure 3B #60), is electrically connected to the chip carrier, (Figure 3B #10), through surface mount technology, (Col. 12 Lines 64-67).
- Referring to claim 7, a package structure as claimed in claim 6, wherein an anisotropic conductive paste, (Col. 12 Lines 64-67), is further included to attach the chip, (Figure 3B #60), and the chip carrier, (Figure 3B #10).

Art Unit: 2826

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3, 5, 16-18 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 6,261,467 Giri et al.

- Referring to claim 1, a quad flat no-lead package structure, comprising: a chip carrier, (Figure 1 #114), having a top surface and a bottom surface, wherein a plurality of conductive leads, (Figure 1 #122), is disposed on the bottom surface of the chip carrier, (Figure 1 #114), while a plurality of pads, (Figure 1A #118), is disposed on the top surface of the chip carrier, (Figure 1 #114), the conductive leads, (Figure 1 #122), being electrically connected to the pads, (Figure 1A #118); and at least a chip, (Figure 1 Chip), disposed on the top surface of the chip carrier, (Figure 1 #114), and electrically connected, (Figure 1A #C4), to the chip carrier, (Figure 1 #114), wherein the chip covers at least a portion of the pads on the top surface of the chip carrier, (See 112 rejection above).
- Referring to claim 3, a package structure as claimed in claim 1, wherein the chip carrier, (Figure 1 #114), includes an interconnect layer, (Figure 1 #126), between the pads, (Figure 1A #118), and the conductive leads, (Figure 1 #122), and wherein the interconnect layer, (Figure 1 . #126), includes at least a via, (Figure 1 #124), for connecting one of the pads, (Figure 1A #118), and one of the conductive leads, (Figure 1 #122).

Referring to claim 5, a package structure as claimed in claim 1, wherein the chip, (Figure 1 Chip), is electrically connected to the chip carrier, (Figure 1 #114), through flip chip technology.

- Referring to claim 16, a wafer-level package structure, comprising: a wafer, (Figure 1 #114), having a plurality of sections, (Col. 1 Lines 50-52); a plurality of conductive blocks, (Figure 1 #122 or 121), disposed on the wafer, (Figure 1 #114), and in each of the sections of the wafer, (Figure 1 #114); a metal interconnect layer, (Figure 1 #126), connecting the plurality of the conductive blocks, (Figure 1 #121 or 122), wherein the metal interconnect layer, (Figure 1 #126), comprises at least a via hole, (Figure 1 #124), and a plurality of pads, (Figure 1A #118), wherein the via hole, (Figure 1 #124), electrically connects one of the conductive blocks, (Figure 1 #121 or 122), and one of the pads, (Figure 1A #118), and wherein the pads, (Figure 1A #118), are disposed on an uppermost surface of the metal interconnect layer, (Figure 1 #126); and at least a chip, (Figure 1 Chip), disposed onto each of the sections of the wafer, (Figure 1 #126), wherein the chip, (Figure 1 Chip), includes a plurality of bonding pads, (Figure 1A #118), that are correspondingly connected to the pads, (Figure 1A #118).
- 16. Referring to claim 17, a wafer-level package structure of claim 16, further comprising a passivation layer, (Figure 1 #112), covering each section of the wafer, (Figure 1 #126).
- 17. Referring to claim 18, a wafer-level package structure of claim 16, wherein the metal interconnect layer, (Figure 1 #126), further includes an oxide layer, (Figure 1 #108 and Col. 4 Lines 26 & 49-53), between the conductive blocks, (Figure 1 #121 or 122), and the pads, (Figure 1 #118), while the via hole, (Figure 1 #124), through the oxide layer, (Figure 1 #108), connects one of the conductive blocks, (Figure 1 #121 or 122), and one of the pads, (Figure 1A #118).

Art Unit: 2826

#### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Victor A. Mandala Jr. whose telephone number is (571) 272-1918. The examiner can normally be reached on Monday through Thursday from 8am till 6pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J. Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2826

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VAMJ 5/30/06

EVAN PERT
PRIMARY EXAMINER